DMUX 8-/10-bit 1:4/1:1.5 Gsps TSEV81102G0 Evaluation Board

**User Guide** 

### Table of Contents

Section	1							
Overview	N		1-1					
1.1	Fe	eatures	1-1					
1.2	De	escription	1-1					
1.3		SEV81102G0 Evaluation Board						
1.4	Вс	pard Structure	1-3					
1.	4.1	Board Layers Thickness Profile	1-3					
1.	4.2	Metal Layers	1-3					
1.	4.3	Dielectric Layers	1-3					
1.5		ower Supplies and Ground Access						
1.6	Inp	out Access						
1.	6.1	Input Data and Clock Access	1-4					
1.	6.2	Synchronous Reset Access	1-4					
1.	1.6.3 Asynchronous Reset Access							
1.								
1.7	Οι	utputs Access	1-5					
1.	7.1	Digital Outputs	1-5					
1.	7.2	ADC Synchronization Output Signal Access	1-5					
1.8	DN	MUX Functions Settings	1-5					
Section	2							
Layout In	nfor	mation	2-1					
2.1	Po	ower Supplies Decoupling	2-1					
2.2	Re	eference Planes	2-1					
2.3	I/C	Transmission Lines	2-2					
Section	3							
DC Chai	racte	eristics						
and Curi	rent	Consuption	3-1					
3.1		perating Charcteristics						
3.2	Ele	ectrical Characteristics	3-3					
Section	4							
Main Fu	nctio	on Description	4-1					
4.1		roduction						
4.2		uick Start						
4.3		MUX Settings Adjustment						
4.4	BI:	ST	4-2					

	4.5	Delay Adjust4-3
	4.6	Miscellaneous4-3
	4.7	Applying the TSEV81102G0 DMUX4-4
	4.8	ADC to DMUX Connections4-5
Sec	tion	5
Pac	kage	Description5-1
	5.1	Introduction5-1
	5.2	TS81102G0 Pinout5-2
	5.3	Thermal and Moisture Characteristics5-5
	5.3	3.1 Thermal Resistance from Junction to Case: RTHJC5-5
	5.3	3.2 Thermal Resistance from Junction to Ambient: RTHJA5-5
	5.3	3.3 Temperature Diode Characteristic5-5
	5.3	3.4 Moisture Characteristic5-6
	5.4	Ordering Information5-6
Sec	tion	6
Sch	emati	ics6-1
	6.1	TSEV81102G0 Electrical Schematic6-1
	6.2	Component List6-3
	6.3	Evaluation Board Schematics 6-4

### **Section 1**

### **Overview**

#### 1.1 Features

- 50 $\Omega$  Input Clock and Data (Differential ECL) through 2.54 mm Pitch Connectors
- Demultiplexed Outputs (Single-ended ECL) 50 $\Omega$  Adapted on up to 8 x 2.54 mm Pitch Connectors
- DMUX Functions Adjusted by Jumpers and Potentiometers
- Separated Ground and Supplies
- Suitable for High-frequency Evaluation (up to 1.5 GHz)
- Board Dimensions: 200 mm x 190 mm
- Fully Assembled and Tested

For optimal understanding and use of this evaluation board, please refer to the TS81102G0 DMUX specification also.

#### 1.2 Description


The TSEV81102G0 DMUX Evaluation Board (EB) is designed to simplify the characterization and the evaluation of the TS81102G0 device (1.5 Gsps DMUX). The DMUX EB enables the test of all the functions of the DMUX: Synchronous and Asynchronous reset functions, selection of the DMUX ratio (1:4 or 1:8), selection of the number of bits (8 or 10), output data common mode and swing adjustment, die junction temperature measurements over military temperature range, etc.

The DMUX EB has been designed to enable an easy connection with e2v ADC Evaluation Boards (i.e.: TSEV8388BG, TSEV83102G0) for an extended functionality evaluation (ADC+DMUX multi-channels applications).

The DMUX EB comes fully assembled and tested, with a TS81102G0 device implemented on-board and a heatsink assembled on the device.

# 1.3 TSEV81102G0 - Evaluation Board

Figure 1-1. TSEV81102G0 Block Diagram



#### 1.4 Board Structure

### 1.4.1 Board Layers Thickness Profile

The TSEV81102G0 is a seven-layered PCB constituted by four copper layers and three dielectric layers.

The board is 1.75 mm thick.

The board layer's number, thickness, and functions are given below, from top to bottom.

Table 1-1. Board Layers Thickness Profile

Layer	Characteristics
Layer 1 Copper layer	Copper thickness = 35 $\mu m$ Input signals: $50\Omega$ microstrip lines Output data signals: $60\Omega$ microstrip lines, $50\Omega$ terminated
Layer 2 RO4003 dielectric layer (Hydrocarbon/Wovenglass)	Layer thickness = 200 µm  Dielectric constant = 3.4 at 10 GHz  -0.044 dB/inch insertion loss at 2.5 GHz  -0.318 dB/inch insertion loss at 18 GHz
Layer 3 Copper layer	Copper thickness = 35 $\mu$ m Upper reference plane, divided in two parts: GND and $V_{\text{PLUSD}}$
Layer 4 BT/Epoxy dielectric layer	Layer thickness = 0.4 mm
Layer 5 Copper layer	Copper thickness = 35 $\mu$ m Power plane: $V_{EE}$ , $V_{CC}$ , $V_{TT}$ , GND
Layer 6 BT/Epoxy dielectric layer	Layer thickness = 1.0 mm
Layer 7 Copper layer	Copper thickness = 35 µm Lower reference plane (replica of layer 3)

#### 1.4.2 Metal Layers

The four metal layers respectively correspond to: the signals' layer (layer 1), the two reference layers (layer 3 and layer 7) and the supply layer (layer 5).

The upper and the lower reference planes (layer 3 and 7) are partitioned into GND (reference for input signals) and  $V_{PLUSD}$  (reference for digital output signals), according to the same partition of the DMUX package.

Layer 5 is dedicated to power supplies (and ground).

#### 1.4.3 Dielectric Layers

The three dielectric layers are respectively constituted by a low insertion loss dielectric (RO4003) layer (layer 2) and by a BT/Epoxy dielectric layer (layer 4 and 6).

Considering the severe mechanical constraints due to the wide temperature range and the high frequency domain in which the board is to operate, two different dielectric materials are used:

- The low insertion loss RO4003 Hydrocarbon/Wovenglass dielectric (–0.044 dB/inch loss at 2.5 GHz) which has an enhanced dielectric consistency in the high frequency domain is dedicated to the routing of 50Ω and 60Ω traces. The RO4003 dielectric constant is typically 3.4 at 10 GHz.
- The BT/Epoxy layer is chosen because of its enhanced mechanical characteristics for elevated temperature operations. The typical dielectric constant is 4.5 at 1 MHz. The BT/Epoxy dielectric has enhanced characteristics compared to FR4 Epoxy dielectric, namely:
  - higher operating temperature value: 170°C (125°C for FR4),
  - better withstanding of thermal shocks (from −65° C up to 170° C).

The characteristics of these two dielectrics make the board particularly suitable for performing measurements in the high frequency domain and over the military temperature range.

# 1.5 Power Supplies and Ground Access

The power supplies and ground access are provided by four 4 mm section banana jacks (red jacks) respectively for  $V_{EE}$ ,  $V_{CC}$ ,  $V_{TT}$ ,  $V_{PLUSD}$ .

The Ground access is provided by two 4 mm banana jacks (black jacks).

Note: Two distinct Ground pads GND have been implemented on the board because of layout considerations. For proper use, connect them together to the same Ground.


#### 1.6 Input Access

### 1.6.1 Input Data and Clock Access

Access to the differential data and clock inputs (ClkIn, ClkInb, I[0..9], I[0..9]b) are provided by a female 2.54 mm pitch connector, via  $50\Omega$  microstrip lines.

The connector is made of 2 rows of pitches. The lower row is connected to GND. The upper row is used for the data and the clock connections. Each differential signal is separated by a pitch connected to GND, as shown:

Figure 1-2. Input Data Pitch Connector



Note:  $100\Omega$  differential adaptation is performed on-chip.

### 1.6.2 Synchronous Reset Access

Access to the signals SyncReset and SyncResetb is provided by two SMA connectors, via  $50\Omega$  microstrip lines.

Note:  $100\Omega$  differential adaptation is performed on-chip.

### 1.6.3 Asynchronous Reset Access

Access to the signal AsyncReset is provided by a SUBVIS connector.

# 1.6.4 ADC Synchronization Input Signal Access

Access to the differential signal ADCDELADJIN is provided by two SMA connectors, via  $50\Omega$  microstrip lines.

Note:  $100\Omega$  differential adaptation is performed on-chip.


#### 1.7 Outputs Access

#### 1.7.1 Digital Outputs

Access to the single-ended output data and to the differential output clock (A[0..9] to H[0..9], RefA to RefH, DR, DRb) is provided by male 2.54 mm pitch connectors, via  $60\Omega$  microstrip lines. The microstrip lines are  $50\Omega$  terminated.

The connectors are made of 2 rows of pitches. The upper rows are used for the signals' connections. The lower rows are connected to GROUND. The output ports are separated from one another by a column (2 pitches) connected to GROUND, as shown:

Figure 1-3. Output Data Pitch Connector



Note:

The characteristic impedance of the data output microstrip lines has been chosen to be  $60\Omega$  in order to terminate the lines either by  $50\Omega$  (ECL/PECL output format) or  $75\Omega$  resistors (TTL output format, available on request only).

# 1.7.2 ADC Synchronization Output Signal Access

Accesses to the differential signal ADCDELADJOUT are provided by two SMA connectors, via  $50\Omega$  microstrip lines.

# 1.8 DMUX Functions Settings

Four 2 mm-section banana jacks are provided to perform die temperature measurements (see Section 4.3).

Three potentiometers are provided for the adjustment of SWIADJ, ADCDELADJCTRL and DMUXDELADJCTRL respectively.

Four jumpers are provided for the setting of the static control signals NBBIT, RATIO-SEL, CLKINTYPE and BIST (jumper on board = logic 0).

Overview

### **Section 2**

### **Layout Information**

Because the DMUX processes high-frequency signals, special attention was given to the board layout in order to achieve full speed operation efficiency. Thus, special effort was made in order to match the length of transmission lines for both input and output signals. In addition, cross-talk effects were reduced by increasing, wherever possible, the space between the lines.

# 2.1 Power Supplies Decoupling

Each power supply is bypassed by a 1  $\mu$ F Tantalum capacitor in parallel with a 100 nF chip capacitor.

Each power supply access of the DMUX is also bypassed as close as possible to the device, by a 10 nF and a 100 pF surface mount chip capacitor in parallel.

Note: Those capacitors are superposed.

## 2.2 Reference Planes

Each reference plane (layer 3 and layer 7) is physically divided in two parts: one GND trace and one  $V_{PLUSD}$  trace, which is the voltage reference of the output buffers of the DMUX.  $V_{PLUSD}$  can be set to GND (ECL format) or to 3.3V (PECL/TTL format) according to the desired output format.

## 2.3 I/O Transmission Lines

The following table summarizes the main properties of the microstrip lines of all the input and output signals. Note that the transmission delay through a transmission line is approximately 6.1 ps/mm.

Table 2-1. I/O Transmission Lines

Signal	Туре	Typical Length	Length Matching	Characteristic Impedance	Adaptation	Comments
ClkIn	Differential	69 mm	_	50Ω	On-chip 100Ω diff.	
ClkInb		69.7 mm	_	50Ω	10022011.	
I[09], I[09]b	Differential	68.8 mm	±1	50Ω	On-chip $100\Omega\mathrm{diff}.$	Min length (I3): 67.8 mm Max length (I9): 69.6 mm
A[09],, H[09]	Single	111.4 mm	±8	60Ω	50Ω	Min length (F3 & E5): 104.2 mm Max length (C9): 119.3 mm
DR	Differential	111.9 mm	_	60Ω	50Ω	
DRb		114.5 mm	_	60Ω	$50\Omega$	
SyncReset, SyncResetb	Differential	96 mm	±1	50Ω	On-chip $100\Omega\mathrm{diff}.$	
ADCDELADJIN, ADCDELADJINb	Differential	104 mm	±1	50Ω	On-chip $100\Omega$ diff.	
ADCDELADJOUT, ADCDELADJOUTb	Differential	111 mm	±1	50Ω	None	

Note: Two ground accesses, OSC1 and OSC2, have been provided near the DMUX for measurements purposes.

### **Section 3**

# DC Characteristics and Current Consuption

## 3.1 Operating Charcteristics

In this section, the typical values of the board's I/O signals and power sources are listed. These values refer to a nominal use of the evaluation board. These values are purely indicative and may depend on temperature, frequency of use, etc.

The following tables give an estimation of the power consumption of the board, including the current consumption of DMUX and the current consumption induced by the components added on the board.

The values given below are relevant for ECL  $50\Omega$ , PECL  $50\Omega$  and TTL  $75\Omega$  output formats only, assuming that the DMUX is working in ratio 1:8, 10 bits.

For further information about output formats, please also refer to Section 4.3.

Table 3-1. Supply Voltage

Parameter	ECL 50 $\Omega$	PECL 50 $\Omega$	<b>TTL 75</b> Ω	Unit
V <sub>CC</sub>	5	5	5	V
V <sub>PLUSD</sub>	0	3.3	3.3	V
V <sub>TT</sub>	-2	1.3	0.25	V
V <sub>EE</sub>	<b>-</b> 5	<b>-</b> 5	-5	V

**Table 3-2.** Output Voltage (at  $T = 125^{\circ} C$ )

Parameter	ECL 50 $\Omega$	PECL 50 $\Omega$	TTL 75 $\Omega$	Unit
V <sub>OL</sub>	-1.8	1.5	0.5	٧
V <sub>PH</sub>	-0.8	2.5	2.5	٧
V <sub>REF</sub>	-1.3	2.0	1.5	٧

Table 3-3. Maximum Current Consumption

	ECL 50 $\Omega$	PECL 50 $\Omega$	TTL 75 $\Omega$	
Parameter	(SWIADJ = 0V)	(SWIADJ = 0V)	(SWIADJ = 0.5V)	Unit
I <sub>cc</sub>	40	40	40	mA
I <sub>PLUSD</sub>	2200	2200	3010	mA
I <sub>TT</sub>	1940	1940	2630	mA
I <sub>EE</sub>	800	800	880	mA

# 3.2 Electrical Characteristics

The following table lists the absolute maximum values of the board. These maximum ratings are limiting values to be considered individually, while other parameters are within specified operating conditions. Long exposure to maximum ratings may affect the DMUX reliability.

Table 3-4. Absolute Maximum Ratings

Parameter	Symbol	Comments	Value	Unit
Positive supply voltage	V <sub>CC</sub>		GND to 6	V
Positive output buffer supply voltage	V <sub>PLUSD</sub>		GND to 4	V
Negative supply voltage	V <sub>EE</sub>		GND to -6	V
Analog input voltages	ADCDelAdjCtrl, ADCDelAdjCtrlb or DMUXDelAdjCtrl, DMUXDelAdjCtrlb or	Voltage range for each pad  Differential voltage	0 to 1 -1 to 1	V
	SwiAdj	range		
ECL 50Ω input voltage	ClkIn or ClkInb or I[09] or I[09]b or SyncReset or SyncResetb or ADCDelAdjIn or ADCDelAdjInb	Voltage range for each pad	-2.2 to 0.6	V
Maximum difference between ECL $50\Omega$ input voltages	Clkln – Clklnb or I[09] - I[09]b or SyncReset – Syncresetb or ADCDelAdjln -	Minimum differential swing  Maximum differential swing	2	V
	ADCDelAdjInb			
Data output current	A[09] to H[09] or RefA to RefH or DR or DRb	Maximum current	36	mA
TTL input voltages	ClkIn Type RatioSel NbBit AsyncReset BIST		GND to V <sub>CC</sub>	V
Maximum input voltage on diode for temperature measurement	DIODE		700	mV
Maximum input current on diode	DIODE		8	mA
Maximum junction temperature	Ti		135	°C
Storage temperature	T <sub>stg</sub>		-65 to 150	°C

Note: Absolute maximum ratings are limiting values, to be applied individually, while other parameters are within specified operating conditions. Long exposure to maximum rating may affect device reliability. The use of a thermal heat sink is mandatory.



### **Section 4**

### **Main Function Description**

#### 4.1 Introduction

Other function descriptions are available in the TS81102G0 DMUX datasheet.

#### 4.2 Quick Start

The evaluation board is delivered fully assembled and tested. A heatsink, which is strongly recommended, is also delivered assembled.

Do not turn on the power supplies until all power connections to the evaluation board are established.

The procedure described below aims at helping when the board is used for the first time. It describes the steps to accomplish a BIST test (Built-In Self Test, see Section 4.6) in order to verify whether the board is functional or not. At the end of the procedure, the DMUX will be in the following configuration: DR mode, 10 bits mode, 1:8 ratio, BIST activated, SWIADJ = 0V, ECL output format.

- 1. Connect the board's ground pads together.
- 2. Connect the pad marked V<sub>PLUSD</sub> to the GND pad.
- 3. Connect a -5V power supply source to the pad marked  $V_{EE}$ . Then, connect the supply's ground to the GND pad.
- 4. Connect a +5V power supply source to the pad marked  $V_{\rm CC}$ . Then, connect the supply's ground to the GND pad.
- 5. Connect a -2V power supply source to the pad marked  $V_{TT}$ . Then, connect the supply's ground to the GND pad.
- 6. Connect your input clock to the board (pitches CLKIN and CLKINB). This clock may either be differential or single-ended (see Section 4.4).
- 7. Remove the jumpers marked NBBIT and CLKINTYPE. The remaining jumpers are RATIOSEL and BIST.
- 8. Connect a logic analyzer, such as an HP16500 at the output of the board.
- 9. Turn on the supply and signal sources according to the following sequence:
  - $V_{\text{EE}}$  first
  - V<sub>CC</sub>
  - V<sub>PLUSD</sub>
  - V<sub>TT</sub>
  - Input clock

- Set the potentiometer marked SWIADJ such that the voltage on the SWIADJ pin of the DMUX is 0V.
- 11. Connect pad ASYNCRESET to ground (the ASYNCHRESET is active at TTL high level and must be tied to ground when the device is running).

At the output, the demultiplexed BIST sequence shall be observed.

Note: It is not necessary to verify the 512 codes of the BIST to make sure that the DMUX is functional. Verifying the first 16 codes is indeed sufficient.

## 4.3 DMUX Settings Adjustment

Four jumpers are provided in order to activate the functions RATIOSEL, BIST, CLKIN-TYPE and NBBIT. When the jumper is on-board, it corresponds to logic 0. The following table recapitulates which functions are active when the jumpers are on-board or not.

Table 4-1. DUMX Settings Adjustment

Name	Jumper	Function
CLKINTYPE	ON	DR/2 mode
	OUT	DR mode
BIST	ON	BIST active
	OUT	BIST inactive
NBBIT	ON	8 bits mode
	OUT	10 bits mode
RATIOSEL	ON	1:8 DMUX Ratio
	OUT	1:4 DMUX Ratio

#### **4.4** BIST

A pseudo-random 10-bit generator is implemented in the DMUX. It generates a 10 bits signal at the output of the DMUX, with a period of 512 input clock's periods. The sequence start on port A. The output obtained on port A to H depends on the conversion ratio. The driving clock of BIST is ClkIn. CLKINTYPE must be set to logic 1 (jumper out) to have different 10-bit code on each output. The complete BIST sequence is available on request.


4-2

#### 4.5 Delay Adjust

Two delay adjusts of ±250 ps, controlled by potentiometers, are available in order to synchronize the input clock and data of the DMUX on the one hand, and to delay the signal ADCDELADJIN on the other hand.

- The input DelAdjCtrl has been set to 0V.
- The input DelAdjCtrlb varies from -0.55V to 0.55V, according to the potentiometer position.
- The generated delay is proportional to the differential voltage V(DelAdjCtrl)–V(DelAdjCtrlb) as shown in the next graph (Figure 4-1).

Figure 4-1. Delay Adjustment Characteristic



Note: The variation of the delay in function of the temperature is insignificant.


#### 4.6 Miscellaneous

- Always wear an anti-static strap when manipulating the board, the DMUX being very sensitive to ESDs.
- Make sure that the current as delivered by your power supplies is sufficient to supply the board.
- Always switch on the DMUX board supplies in the following order:  $V_{EE}$  first,  $V_{CC}$ ,  $V_{PLUSD}$  and  $V_{TT}$ .
- Always make sure that the output current through the termination resistors does not exceed 36 mA.
- After the supplies are switched on, send an asynchronous reset pulse into the DMUX (i.e. leave the pad ASYNCRESET open and then connect it to the ground).

# 4.7 Applying the TSEV81102G0 DMUX

The TSEV81102G0 DMUX evaluation board has been designed to be connected with TSEV8388B and TSEV83102G0 ADC evaluation boards.

Figure 4-2. TSEV81102G0 DMUX Evaluation Boards



Please, refer to the specific document "DMUX and ADC APPLICATION NOTES" for more information.


## 4.8 ADC to DMUX Connections

The DMUX inputs configuration has been optimized to be connected to the TS8388B ADC.

The die in the TBGA package is up. For the ADC, different types of packages can be used such as CBGA with die up or the CQFP68 with die down. The DMUX device being completely symmetrical, both ADC packages can be connected to the TBGA package of the DMUX without crisscrossing the lines (see table below).

Table 4-2. ADC to DMUX Connections

ADC Digital Outputs CQFP68 Package	DMUX Data Inputs TBGA Package	ADC Digital Outputs CBGA Package	DMUX Data Inputs TBGA Package
D0	17	D0	10
D1	16	D1	l1
D2	<b>I</b> 5	D2	12
D3	14	D3	13
D4	13	D4	14
D5	12	D5	15
D6	I1	D6	16
D7	10	D7	17
_	18 not connected	_	18 not connected
_	19 not connected	-	19 not connected



### **Section 5**

## **Package Description**

5.1 Introduction

Information in this section is extracted from the TS81102G0 DMUX datasheet. For exhaustive information about the device's package, please refer to its datasheet.

### 5.2 TS81102G0 Pinout

Figure 5-1. TS81102G0 Pinout of TBGA 240 Package

16 15 14 13 12 9 8 2 1 Ball A1 index  $\left( \mathsf{A5} \right)$ (A3) (REFA) (c8)(C2)  $(c_0)$ (E9) (E7) (E5) (E3) Α (A7)(A1)(C6) (C4) (E2) (88)(A6) (A4)(A2) (A0) (C9)  $(c_7)$ (C5)(c3) (C1) (REFG) (E8) (E6) (E4) (E1) В С (GND) (VEE) (VEE) (VEE) (E0)(REFE) (GND) (GND) (VPLUSD) (VPLUSD) (VEE) (VPLUSD) (VPLUSD) (VPLUSD) (VPLUSD) (VPLUSD) D (GND) (VEE) (VPLUSD) (VEE) (VEE) (VEE) (G9)(G8) (10b) (GND) (vcc) (vcc) (VEE) (VEE) (VPLUSD) Ε (11b)(VEE) (VEE) (VEE) (VPLUSD) (G7) (G6) F (GND) (GND) (G5) (G4) (12) (12b) (GND) (GND) (I3b) (VEE) (VEE) (VEE) (G3) (G2) (13) (VEE) G (CLKb) (GND) (GND) (GND) (GND) (G1) (CLK) (G0) Н (VEE) (VEE) REFG (14)(14b) (vcc) (VPLUSD) (DR) J Κ (GND) (VEE) (VEE) (DRb) (15) (15b) (VEE) (SWladj) (VEE) (VEE) L (16b) (VPLUSD) (VPLUSD) (ATIOSE) (H9) (GND) Μ (17b) (GND) (GND) (GND) ( H8 ) (H7) Ν (18b) (VEE) (VEE) (VPLUSD) (H6) (H5) Ρ (19b)(GND) (GND) (GND) (GND) (H4)(H3) (VEE) R (VPLUSD) (H2) (H1) (GND) (REFH) Т (VEE) (VEE) (H0) (VEE) (GND) (VPLUSD) (VPLUSD) (VEE) (VEE) (VPLUSD) (VEE) (VPLUSD) (VPLUSD) (VEE) (VEE) (VPLUSD) (F9) (F8) U (GND) (GND) (VPLUSD) (VPLUSD) (VPLUSD) (VEE) (VEE) (VPLUSD) (VEE) (VPLUSD) (VPLUSD) (VPLUSD) (VEE) (F0) (F6)٧ (BIST) (B0) (B2) (B4) (B6) (B8) (REFD) (D1) (D3) (D5) (D7) (D9)(F2) (F4)(F7) (B5) (DO) (D2) (REFF) (F5) W (REFB) (B1) (B3) (B7) (B9) (D4) (D6) ( D8 ) (F1) (F3) (NbBIT)

Table 5-1. TSEV81102G0 Pin Description

Туре	Name	Levels	Comments
Digital Inputs	I[09]	Differential ECL	Data input.
	Clkln	Differential ECL	Clock input.
Outputs	A[09] →H[09]	Adjustable Logic Single	Data output for channel A to H. Common mode is adjusted with V <sub>PLUSD</sub> . Swing is adjusted with SwiAdj.
	DR	Adjustable Logic Single	Data output for channel A to H. Common mode is adjusted with $V_{\text{PLUSD}}$ . Swing is adjusted with SwiAdj.
	RefA →RefH	Adjustable Single	Reference voltage for channels A to H. Common mode is adjustable with V <sub>PLUSD</sub> .
Control Signals	ClkInType	TTL	Mode DR or DR/2 (logic 1: Data Ready).
	RatioSel	TTL	DMUX ratio (logic 1: 1:4).
	Bist	TTL	BIST selection (logic 0: BIST active).
	SwiAdj	0V ± 0.5V	Swing fine adjustment of output buffers.
	Diode	Analog	Diode for chip temperature measurement.
	NbBit	TTL	Number of bits: 8 or 10 (logic 1: 10 bits).
Synchronization	AsyncReset	TTL	Asynchronous reset (logic 1: reset on).
	SyncReset	Differential ECL	Synchronous reset (on rising edge).
	DMUXDelAdjCtrl	Differential analog input of ± 0.5V	Control of the delay line of DataReady input: Differential input = -0.5V, delay = 250 ps Differential input = 0V, delay = 500 ps Differential input = 0.5V, delay = 750 ps
	ADCDelAdjCtrl	Differential analog input of ± 0.5V	Control of the delay line for ADC: Differential input = -0.5V, delay = 250 ps Differential input = 0V, delay = 500 ps Differential input = 0.5V, delay = 750 ps
	ADCDelAdjIn	Differential ECL	Stand-alone delay adjust input for ADC. Differential termination of $100\Omega$ inside the buffer.
	ADCDelAdjOut	50Ω differential output	Stand-alone delay adjust output for ADC.
Power Supplies	GND	Ground 0V	Common ground.
	V <sub>EE</sub>	Power –5V	Digital negative power supply.
	V <sub>PLUSD</sub>	Adjustable power from 0V to +3.3V	Common mode adjustment for output buffers.
	V <sub>CC</sub>	Power +5V	Digital positive power supply.

Table 5-2. TBGA 240 Package

Row	Col	Name	Row	Col	Name	Row	Col	Name	Row	Col	Name
Α	1	NC	D	4	VEE	K	16	VEE	Т	17	VEE
Α	2	E3	D	5	VEE	K	17	GND	Т	18	ADCDELADJIN
Α	3	E5	D	6	VPLUSD	K	18	15B	Т	19	ADCDELADJINB
Α	4	E7	D	7	VPLUSD	K	19	15	U	1	F8
Α	5	E9	D	8	VEE	L	1	H9	U	2	F9
Α	6	C0	D	9	VPLUSD	L	2	RATIOSEL	U	3	VEE
Α	7	C2	D	10	VEE	L	3	VPLUSD	U	4	VPLUSD
Α	8	C4	D	11	VPLUSD	L	4	VPLUSD	U	5	VPLUSD
Α	9	C6	D	12	VEE	L	16	VEE	U	6	VPLUSD
Α	10	C8	D	13	VPLUSD	L	17	VEE	U	7	VPLUSD
Α	11	REFA	D	14	GND	L	18	16B	U	8	VEE
Α	12	A1	D	15	VCC	L	19	16	U	9	VPLUSD
Α	13	A3	D	16	VCC	М	1	H7	U	10	VEE
Α	14	A5	D	17	GND	М	2	H8	U	11	VPLUSD
Α	15	A7	D	18	IOB	М	3	GND	U	12	VEE
Α	16	A9	D	19	10	М	4	GND	U	13	VPLUSD
Α	17	DEMUXDELADJCTRL	Е	1	G6	М	16	GND	U	14	VPLUSD
Α	18	RSTSYNCB	Е	2	G7	М	17	GND	U	15	VPLUSD
Α	19	NC	Е	3	VPLUSD	М	18	17B	U	16	GND
В	1	E1	E	4	VEE	М	19	17	Ū	17	GND
В	2	E2	Е	16	VEE	N	1	H5	U	18	GND
В	3	E4	Ε	17	VEE	N	2	H6	Ū	19	GND
В	4	E6	Ε	18	I1B	N	3	VPLUSD	V	1	F7
В	5	E8	E	19	11	N	4	VPLUSD	V	2	F6
В	6	REFC	F	1	G4	N	16	VEE	V	3	F4
В	7	C1	F	2	G5	N	17	VEE	V	4	F2
В	8	C3	F	3	GND	N	18	I8B	V	5	F0
В	9	C5	F	4	GND	N	19	18	V	6	D9
В	10	C7	F	16	GND	P	1	H3	V	7	D7
В	11	C9	F	17	GND	P	2	H4	V	8	D5
В	12	A0	F	18	I2B	P	3	GND	V	9	D3
В	13	A2	F	19	12	P	4	GND	V	10	D1
В	14	A4	G	1	G2	Р	16	GND	V	11	REFD
В	15	A6	G	2	G3	P	17	GND	V	12	B8
В	16	A8	G	3	VEE	P	18	19B	V	13	B6
В	17	ASYNCRESET	G	4	VEE	Р	19	19	V	14	B4
В	18	DEMUXDELADJCTRLB	G	16	VEE	R	1	H1	V	15	B2
В	19	RSTSYNC	G	17	VEE	R	2	H2	V	16	В0
С	1	REFE	G	18	I3B	R	3	VPLUSD	V	17	BIST
C	2	E0	G	19	13	R	4	VPLUSD	V	18	CLKINTYPE
Č	3	VEE	H	1	G0	R	16	VEE	V	19	ADCDELADJCTRL
Č	4	VPLUSD	Н	2	G1	R	17	GND	w	1	NC
Č	5	VPLUSD	Н	3	GND	R	18	ADCDELADJOUT	W	2	F5
Č	6	VPLUSD	H	4	GND	R	19	ADCDELADJOUTB	W	3	F3
Č	7	VPLUSD	Н	16	GND	Т	1	REFH	W	4	F1
Č	8	VEE	Н	17	GND	T	2	H0	W	5	REFF
Č	9	VPLUSD	H	18	CLKINB	Ť	3	VEE	W	6	D8
Ċ	10	VEE	Н	19	CLKIN	T	4	VEE	W	7	D6
Ċ	11	VPLUSD	J	1	DR	T	5	VEE	W	8	D4
Č	12	VEE	J	2	REFG	Ť	6	VPLUSD	w	9	D2
Ċ	13	VPLUSD	J	3	VPLUSD	Ť	7	VPLUSD	W	10	D0
C	14	VPLUSD	J	4	VCC	T	8	VEE	W	11	B9
C	15	VPLUSD	J	16	VEE	Ť	9	VPLUSD	W	12	B7
Č	16	GND	J	17	VEE	T	10	VEE	W	13	B5
C	17	GND	J	18	I4B	T	11	VPLUSD	W	14	B3
C	18	GND	J	19	146	Ť	12	VEE	W	15	B1
C	19	DIODE	K	1	SWIADJ	T	13	VPLUSD	W	16	REFB
D	19	G8	K	2	DRB	T	14	VPLUSD	W	17	NBBIT
D	2	G9	K	3	VEE	Ť	15	GND	W	18	ADCDELADJCTRLB
D	3	VEE	K	4	VEE	Ť	16	VEE	W	19	NC
,	J	V	11	-	V L	'	10	v	V V	19	110

# 5.3 Thermal and Moisture Characteristics

# 5.3.1 Thermal Resistance from Junction to Case: RTHJC

The Rth from junction to case for the TBGA package is estimated at 0.7° C/W which can be decomposed in:

■ Silicon: 0.1° C/W

■ Die attach epoxy: 0.5° C/W (thickness # 50 µm)

■ Copper block (back side of the package): 0.1° C/W.

# 5.3.2 Thermal Resistance from Junction to Ambient: RTHJA

A pin-fin type heatsink, size 40 mm x 40 mm x 8 mm can be used to reduce thermal resistance. This heatsink should not be glued on top of the package as e2v does not guarantee the attachment on the board in such a configuration. The heatsink could be clipped or screwed on the board.

With such a heatsink the Rthj-a is about 6° C/W. (If e2v takes 10° C/W for Rth through the heatsink in parallel with 15° C/W for Rth through the balls).


Without a heatsink, the Rth junction to air for a package reported on-board can be estimated from 13 to 20° C/W (depending on the board used).

The worst value 20° C/W is given for 1-layer board (13° C for 4-layer board).

### 5.3.3 Temperature Diode Characteristic

The theoretical characteristic of the diode, in function of the temperature when I = 3 mA is depicted below.

Figure 5-2. Temperature Diode Characteristic



#### 5.3.4 Moisture Characteristic

This device is sensitive to the moisture (MSL3 according JEDEC standard).

Shelf life in sealed bag: 12 months at < 40° C and < 90% relative humidity (RH).

After this bag is opened, devices that will be subjected to infrared reflow, vapor-phase reflow, or equivalent processing (peak package body temperature 220°C) must be:

- mounted within 168 hours at factory conditions of ≤30° C/60% RH, or
- stored at ≤20% RH.

Devices require baking, before mounting, if Humidity Indicator is > 20% when read at  $23^{\circ}$  C  $\pm 5^{\circ}$  C.

If baking is required, devices may be baked for:

- 192 hours at 40°C + 5°C/-0°C and < 5% RH for low temperature device containers, or
- 24 hours at 125°C ± 5°C for high-temperature device containers.

## 5.4 Ordering Information

Part Number	Package	Temperature Range	Screening Level	Comments
TS81102G0VTP	TBGA 240	"V" grade: -40° C < Tc; Tj < 110° C	Standard	Contact e2v for availability
TS81102G0MFS	CQFP + HS	$T_C > -55^{\circ} C, T_J < 125^{\circ} C$		Contact e2v for availability
TSEV81102G0FS	Evaluation board	+25°C		Contact e2v for availability


### **Section 6**

## **Schematics**

6.1 TSEV81102G0 Electrical Schematic

Please, see the following figures.

Figure 6-1. TSEV81102G0 Electrical Schematic



### 6.2 Component List

Table 6-1. Component List

Туре	Reference	Quantity	Label
SMA CONNECTOR	VITELEC 142 – 0701 – 851	2	J12, J13
	RADIALL R125 620 001	4	J10, J11, J19, J20
BANANA JACK 4 mm	DELTRON	6	J21 to J26
	E. F. JOHNSON	4	J15 to J18
SUBVIS CONNECTOR	RADIALL R112 665	1	J14
PITCH CONNECTOR 2.54 mm (two rows)	_	5	J1 to J5
CAPACITOR	CHIP TANTALE 1 uF, 20V	4	C1 to C4
	CHIP Ceramic 100 nF	4	C5 to C8
	CHIP Ceramic 10 nF	39	C9, C11, C13, C15, C17, C19, C21, C23, C25, C27, C29, C31, C33, C35, C37, C39, C41, C43, C45, C47, C49, C51, C53, C55, C57, C59, C61, C63, C65, C67, C69, C71, C73, C75, C81, C83, C85, C87, C88
	Ceramic 10 nF	39	C10, C12, C14, C16, C18, C20, C22, C24, C26, C28, C30, C32, C34, C36, C38, C40, C42, C44, C46, C48, C50, C52, C54, C56, C58, C60, C62, C64, C66, C68, C70, C72, C74, C76, C78, C80, C82, C84, C86
RESISTOR	CHIP 5 KΩ 1%	2	R1, R2
	CHIP 4 KΩ1%	4	R5, R6, R9, R10
	CHIP 2.5 KΩ 1%	2	R3, R4, R7, R8
	CHIP 2 KΩ 1%	2	R101, R102
	CHIP 50Ω1%	90	R11 to R100
POTENTIOMETER	BOURNS 2 KΩ25 turns	1	P1
	BOURNS 1 KΩ25 turns	2	P2, P3
DIODE	_	6	D1 to D6
DMUX	TS81102G0	1	U1

# 6.3 Evaluation Board Figure 6-2. Component Side Description Schematics




Figure 6-3. Reference Planes





Figure 6-4. Power Supplies Plane



# e2V

#### How to reach us

Home page: www.e2v.com

Sales offices:

**Europe Regional sales office** 

e2v Itd

106 Waterhouse Lane

Chelmsford Essex CM1 2QU

England

Tel: +44 (0)1245 493493 Fax: +44 (0)1245 492492 mailto: enquiries@e2v.com

e2v sas

16 Burospace

F-91572 Bièvres Cedex

France

Tel: +33 (0) 16019 5500 Fax: +33 (0) 16019 5529

mailto: enquiries-fr@e2v.com

e2v gmbh

Industriestraße 29 82194 Gröbenzell

Germany

Tel: +49 (0) 8142 41057-0 Fax: +49 (0) 8142 284547

mailto: enquiries-de@e2v.com

**Americas** 

e2v inc

520 White Plains Road

Suite 450 Tarrytown, NY 10591

USA

Tel: +1 (914) 592 6050 or 1-800-342-5338,

Fax: +1 (914) 592-5148

mailto: enquiries-na@e2v.com

Asia Pacific

e2v ltd

11/F.,

Onfem Tower,

29 Wyndham Street,

Central, Hong Kong

Tel: +852 3679 364 8/9

Fax: +852 3583 1084

mailto: enquiries-ap@e2v.com

**Product Contact:** 

e2v

Avenue de Rochepleine

BP 123 - 38521 Saint-Egrève Cedex

France

Tel: +33 (0)4 76 58 30 00

Hotline:

mailto: hotline-bdc@e2v.com

Whilst e2v has taken care to ensure the accuracy of the information contained herein it accepts no responsibility for the consequences of any use thereof and also reserves the right to change the specification of goods without notice. e2v accepts no liability beyond that set out in its standard conditions of sale in respect of infringement of third party patents arising from the use of tubes or other devices in accordance with information contained herein.

e2v semiconductors SAS 2009 0976F-BDC-02/09